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Abstract    This paper presents a study of linearity in wideband CMOS low noise amplifiers (LNA) and its 
relationship to power consumption in context of  Long Term Evolution (LTE) system. Using proposed figure 
of merit to compare 35 state-of-the-art LNA circuits published in recent years, the paper shows a proportional 
but relatively weak dependence between amplifier performance (that is combined linearity, noise figure and 
gain) with power consumption. As a result, the predicted increase of LNA performance, necessary to satisfy 
stringent linearity specifications of LTE standard, may require a significant increase in power, a critical 
budget planning aspect for both handheld devices and base stations operating in small cells. 
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I INTRODUCTION 
Long Term Evolution (LTE) is a next generation 
communication standard developed by 3GPP (3rd Generation 
Partnership Project) [1], allowing a high data rate transmission 
over radio interface. It represents a progression from voice 
transmission systems as GSM, through UMTS (with increased 
spectral efficiency for data transmission) to data transmission 
scheme where, majority of system throughput is used for high 
quality video streaming, internet access, file sharing and 
gaming, with peak downlink bandwidths in excess of 100 
Mbps [2].  
Such a dramatic increase in data throughput in relation to the 
older systems, corresponds to proportional increase in either a 
bandwidth (BW) or signal to noise ratio (SNR) or both at the 
same time. Both quantities can't be made arbitrary high. SNR 
is a function of maximum transmitted power allowed for the 
system, distance to the receiver and modulation scheme, and 
these parameters are usually optimised for the transmission. 
BW is controlled by the availability of a radio spectrum 
allocated for the system and, to certain extent, more bandwidth 
can be assigned to increase channel capacity if needed 
(providing that there is enough amount of unoccupied 
bandwidth left). Nowadays, the number of various wideband 
radio systems coexisting with LTE is significant and as a 
result, the radio spectrum has become relatively congested. 
3GPP specified LTE frequency separation between frequency-
division duplex (FDD) uplink and downlink is defined in the 
range of 45-400 MHz and even smaller distance to time-
division duplex (TDD) transmission bands [1]. 
From a radio receiver perspective, relatively small frequency 
separation between bands requires improved selectivity in 
order to prevent unwanted signals to reach the receiver 
processing stages. Historically, the most practical has been the 
use of high selectivity pre-selection filters (more precisely 
duplexers in the transceiver) after the antenna, however in 
context of the wideband operation of LTE system, this 
approach becomes less practical. Since LTE transceivers 
operate in UHF band, 0.7-2.7 GHz (the range is not 
continuous), it is impossible to design a single RF pre-
selection filter that is simultaneously wideband, has high roll-
off characteristics and its centre frequency can be tuned to any 
band of interest. 
When high performance wideband filter is not available, 
together with a wanted signal, radio receiver detects also 
unwanted components of the spectrum, in most cases having 
average power much larger than that of the signal of interest. 
This would not represent a serious problem if the receiver was 
a linear system (and not limited by maximum power supply 
voltages and currents), having ability to process signal of any 
strength with constant performance. In practice however, 
receiver subcircuits consist of number of transistors and the 
relationship between input and output is non-linear. 
 As a result, all of the unwanted signals in the receiver cross-
modulate, with resulting products falling at wanted signal 
frequencies, dramatically reducing the effective SNR and 
transmission throughput. Non-linearity reduces gain of a 
wanted signal even further through two mechanisms known as 
compression and blocking, therefore further reducing SNR of 
received signal. Thus in order to mitigate problem of the 
destructive interference, special care has to be taken to design 
a receiver system with high linearity, especially in situations 
where a pre-selection filtering is far from ideal. 
 This paper explores linearity requirements of CMOS low noise 
amplifiers (LNA) in a context of LTE communication standard 
and in relation to the power consumption of the circuit. 
Linearity and power relationship is important not only for 
battery operating systems as handsets but also for base stations 
in femto-, pico- and metro-cells, operating with reduced power 
budget and multiple receivers. To our knowledge, a presented 
study on LTE linearity performance in relation to various 
CMOS LNA designs and its power budgets has not been 
conducted before. 
Section II introduces fundamental aspects of circuit linearity 
together with a corresponding metrics. Section III shows 
linearity requirements for LTE receiver calculated from the 
system specification, whereas Section IV discusses its impact 
on both standalone LNA circuit and whole front-end design. 
Finally, Section V, introduces a figure of merit function for 
fair comparison of different published state-of-the-art CMOS 
LNA circuits and its relationship to power consumption. Also 
we formulate a prediction of relative power supply levels 
necessary for future designs of LTE-compatible integrated RF 
receiver front-ends.  
II AMPLIFIER LINEARITY ANALYSIS 
a) Taylor series description of soft non-linearity 
As indicated in the previous section, circuits utilising 
transistors have in general a non-linear relationship between 
input and output. The main source of this behaviour are 
semiconductor materials which electrical properties are 
strongly dependant on electrical potential energy. In general, 
transistors can be used as switches and/or amplifiers (or more 
precisely transducers providing some form of proportional 
transformation between voltages and currents). When used as 
an amplifier, MOS transistor can be characterised by a soft 
non-linearity [3], that is, one can find a polynomial of a finite 
order, sufficiently describing the non-linearity for a limited 
range of input signal levels around certain bias point. In the 
simplest case, Taylor series can be used to define such  
polynomial, however when reactive components (transistor 
capacitances for example) become important, Volterra series 
approach should be used instead [3]. As an example, consider 
a simple low voltage LNA transconductance amplifier in 
common source (CS) configuration, biased using simple 
current mirror, depicted in Fig. 1. Inductors LD and LG have 
high impedance at frequency of interest, CC are coupling 
capacitors providing DC isolation/RF short circuits to other 
stages connected to the LNA. Please note that for the following 
linearity analysis we assume that impedance matching, noise 
figure and bandwidth are not critical. In practice all of these 
constraints have to be optimised simultaneously, which leads 
to a more complex circuit architecture. Output AC current of 
M1 flowing through CC can be described by the following 
polynomial: 
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where gk is k-th coefficient of the polynomial, defined as: 
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that is, gk represents k-th derivative of io(t) in respect to the 
input voltage, for the device biased at certain DC point. Note 
that when the quiescent point of a soft non-linearity changes, 
the coefficients described by (3) have to be recalculated. In 
practice, the infinite series given by (2) is well approximated 
by the first 3 to 5 elements, as gk is inversely proportional to 
factorial of k [3]. 
Polynomial description explains the effects of intermodulation, 
gain compression and blocking in non-linear radio receiver. 
Assuming that input voltage consists of two signals operating 
at different frequencies and g2, g3 ≠ 0, using trigonometric 
identities, we can show: 
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Thus, the output current (2) consists of many different 
sinusoidal components, where the ones given by (5) are the 
second order intermodulation products, IM2, whereas (6) and 
(7) are known as the third order intermodulation products, 
denoted IM3. Note that the magnitudes of IM2 and IM3 are 
proportional to A and B, and they increase much faster than 
the first order output terms given by: 
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(9) 
Equations (8) and (9) show that the transconductor output at ω1 
and ω2 depends on amplitudes of both signals. Interestingly, 
for g3<0, the output current io(t) is reduced by large amplitudes 
of wanted input signal (gain compression) and strong 
interference signal (known as blocking, AB
2
 and BA
2
 terms, 
respectively).  
Formulas (5) - (9) allow us to introduce of a basic metrics for 
linearity analysis, known in a literature as input intercept 
points (IIP) [4,5]. As mentioned previously, IM products 
amplitude increases faster than the amplitude of fundamental 
signal, therefore it is possible to find theoretical input 
 
Fig. 1. Simple low voltage transconductance LNA. 
 amplitudes A and B for which the resulting IM products would 
level with the fundamental.  The second order (IIP2) and third 
order (IIP3) intercept points are respectively defined as [4,5]: 
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  (11) 
In practice, values for IIP2 and IIP3 are typically much larger 
than the maximum voltages and currents allowed in the circuit, 
and are approximated by finding a crossover points of tangent 
lines from measurements of IM2, IM3 and fundamental 
responses. The higher the IIP2 and IIP3 magnitudes, the better 
performance from linearity perspective is. 
b) IIP2 and IIP3 analysis example 
As an example, consider large signal UMC 130 nm NMOS RF 
transistor model (L=0.12 µm, W=0.9 µm, NF=4, M=1, 
VDD=1.2 V) employed in the LNA circuit from Figure 1. 
Polynomial coefficients (3) as function of gate bias voltage VG 
were obtained using Eldo RF circuit simulator. Using (10) and 
(11) we can calculate IIP2 and IIP3 for the amplifier. The 
results are depicted in Fig. 2. Note that both intercept points 
are given in terms of power referred to 50 Ω, which is a 
standard notation throughout RF literature. The presented 
curves show that there are three possible bias points for 
improved linearity, where IIP2 and IIP3 are at their respective 
maximums: 
 VG≈420 mV, ID=87 µA, gm=1.19 mA/V, PDC= 
0.104 mW, IIP2≈4.5 dBm, IIP3≈30 dBm. 
At this point IM3 products are minimised as well as a 
power consumption. Transistor is biased where g3≈0, 
resulting in high IIP3. IM2 products are not 
minimised, but they are usually not a limiting factor 
for a linearity performance of the receiver when 
originate from LNA (IIP2 becomes crucial for 
mixers) [4,5]. However, at this bias point, small gm 
translates into reduced gain and from a noise 
perspective, this has a negative impact on system 
SNR. Since unity gain frequency ft of the transistor is 
proportional to gm a maximum operation frequency 
of the circuit can be limited as well. 
 VG≈1080 mV, ID=1.87 mA, gm=3.17 mA/V, PDC= 
2.24 mW, IIP2≈45 dBm, IIP3≈20 dBm. 
At this point IM2 products are minimised, IM3 
products are relatively small as well. The 
transconductance is at its maximum, 2.6 times larger 
than in the previous case, improving both gain and ft. 
The cost however is more than 20 times more power 
dissipated by the transistor than before. 
 VG≈700 mV, ID=0.71 mA, gm=2.86 mA/V, PDC= 
0.85 mW, IIP2≈13 dBm, IIP3≈13 dBm. 
Depending on the system requirements (discussed in 
detail later in this paper), this point may represent a 
design trade-off between power consumption and 
linearity, delivering 90% of maximum gain with more 
than a 60% of power reduction in comparison to the 
previous case. 
As mentioned before, in practice the design of LNA has to 
involve a simultaneous optimisation of noise, impedance 
matching, gain, stability and linearity (as all of these can't be 
maximised at the same time), however the presented 
methodology can be used as a starting point for a linear LNA 
design with a limited power budget. 
In practice the linearity of LNA can be improved by means of 
feedback techniques, without additional power consumption 
(as passive RLC components are used for this purpose), 
however this solution is not always feasible at RF frequencies, 
and therefore some other methods like feed-forward or post-
distortion cancellation have to be used, for the cost of higher 
power consumption [6]. Therefore, in general LNA linearity 
and power relationship is not as straightforward as one could 
expect (more details are presented in Section V).  
III LTE LINEARITY REQUIREMENTS 
a) 3GPP LTE specification and system parameters 
The linearity requirements for LTE are not reported 
specifically by 3GPP, however after some elaboration they can 
be derived from the intermodulation specifications 36.101 and 
36.104 [1] for both user equipment (UE) and base station (BS) 
receivers, respectively. In this paper we use the most recent 
version of aforementioned LTE specification, Revision 11, 
March 2013 and we limit our calculations to UE, as BS has 
more scenarios differing in performance (namely: Wide Area, 
Medium Range, Local Area and Home). However, the 
presented formulation can be successfully applied to any type 
of BS if necessary. In order to represent performance 
variations in different propagation scenarios, 3GPP considers 
reference carriers with QPSK, 16QAM and 64QAM 
modulations, and following bandwidths: 1.4, 3, 5, 10, 15 and 
20 MHz. In this work we present calculations for QPSK case 
for all bandwidths and for a single LTE Band 2 (uplink, UL, 
centred 1960 at MHz, downlink, DL, at 1880 MHz, 60 MHz 
bandwidth, 80 MHz separation) [2]. Finally, as mentioned 
previously, we will focus only on IIP3 as, assuming that the 
second order distortion in LNA is not usually a limiting factor 
for the linearity of complete receiver. All system parameters 
necessary to calculate IIP3 are presented in Table 1: 
 PREFSENS is a minimum average power applied to UE 
antenna ports (LTE assumes 2 Rx antennae for 
 
Fig. 2. IIP2 and IIP3 of the amplifier from Fig. 1. 
 diversity scheme) to achieve at least 95% of 
maximum throughput.  
 Thermal noise floor for given bandwidth at 
temperature of 290K. 
 Rx Margin is a required increase in minimum average 
received signal power in the presence of blockers and 
interferers over nominal PREFSENS value. 
 3GPP derives intermodulation  requirements for two 
interfering signals, one is a continuous wave (CW), 
the other one is a modulated carrier with bandwidth 
ranging in between 1.4-5 MHz. 
c) In-band IIP3 specification 
In-band linearity requirement defines a receiver robustness 
against cross-modulation products of other channels of the 
same band or any CW interferer present within the band of 
interest. According to 36.101 rev.11 specification, the receiver 
has to be able to detect a wanted signal in a presence of two 
interferers with average power of -46 dBm each. CW interferer 
is placed at -BW/2-7.5 MHz (low side) or BW/2+7.5 MHz 
(high side) from the carrier frequency of the band of interest, 
whereas the modulated interferer is located at twice the 
frequency of the CW signal. For example, considering high 
side interferers and BW of a wanted signal of 10 MHz, the CW 
interferer is located at 12.5 MHz from the carrier, whereas 5 
MHz modulated interferer is 25 MHz above the carrier. It is 
easy to show that one of their IM3 products at 2fCW-fIM is 
centred around the carrier as well: 
                                 (12) 
Assuming that the intermodulation products are allowed to 
increase noise floor from Table 1 by Rx Margin, that for 10 
MHz signal bandwidth is equal to 6 dB, resulting in maximum 
noise floor of -98 dBm. Since thermal noise and IM3 products 
are not correlated, we can calculate the maximum power of 
intermodulation components: 
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As the interferer bandwidth is 5 MHz for the considered case, 
IM3 product occupies exactly half of the signal BW. Thus, 
(13) has to be corrected by the ratio of two quantities, which 
now  represents an equivalent average IM level for 10 MHz 
wanted signal [7]: 
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Finally, IIP3 can be estimated taking power of interferers and 
calculated power of the third order intermodulation product 
[8]: 
                                        
                      
(15) 
Table 2 presents  the results of in-band IIP3 calculations for all 
the possible BW values. Note that our calculations are 3-4 dB 
more stringent to the results of Sesia et al. [7], where the 
authors used an average implementation margin of 2.5 dB in 
their calculation, but did not provide any explanation behind 
this choice. Thus, we assumed that in practice more margin 
may be necessary, for example due to process variations. 
Tab. 2. Calculated IIP3 for LTE assuming two -46 dBm interferers 
(in-band) and -31 dBm interference (out-of-band). 
BW PIM3 In-band IIP3 Out-of band IIP3 
[MHz] [dBm] [dBm] [dBm] 
1.4 -101.28 -18.36 +4.19 
3 -100.58 -18.71 +3.84 
5 -102.24 -17.88 +4.68 
10 -102.24 -17.88 +4.68 
15 -100.74 -18.63 +3.92 
20 -98.59 -19.70 +2.85 
d) Out-of-band IIP3 specification 
Due to a limited performance of receiver pre-selection filters 
and finite isolation of duplexer in radio transceiver, strong 
signals from the transmitter side are injected into the receiver. 
This is chiefly a problem for FDD system, where the 
transmitter and receiver are operating simultaneously. Taking a 
maximum average power of LTE signal from the transmitter 
output of +24 dBm, a typical duplexer isolation of 50 dB , and 
2 dB losses in the receive path [7], interferer as strong as -28 
dBm can reach the receiver. If a strong CW signal falls 
between Rx and Tx bands (namely at half the duplex distance) 
IM3 products will fall into the band of interest. 
As previously, IIP3 specification is reported directly by 3GPP 
however it can be derived from out-of-band blocking 
requirements [7,8]. The maximum power of CW interferer 
depends on its distance from the edge of a wanted band, and is 
respectively (in reference to the upper limit): -44dBm from 15 
MHz to 60 MHz, -30 dBm from 60 MHz to 85 MHz and -15 
dBm above 85 MHz offset [1]. For Band 2 considered in this 
paper, the duplex separation is equal to 80 MHz, thus a -44 
dBm CW interferer at 40 MHz offset from the received band 
cross-modulates with the transmitter leakage. As Band 2 has a 
Tab. 1. LTE sensitivity and noise parameters for Band 2 
Param. 
Bandwidth [MHz] 
1.4 3 5 10 15 20 
PREFSENS 
[dBm] 
-103 -100 -98 -95 -93 -92 
Noise 
floor 
[dBm] 
-113 -109 -107 -104 -102 -101 
Rx 
Margin 
[dB] 
12 9 6 6 7 9 
Int BW 
[MHz] 
1.4 3 5 
 relatively wide UL and DL bandwidths in relation to the 
duplex distance (60 MHz vs 80 MHz), the resulting filtering of 
CW between bands will be limited. As an example consider a 
commercially available Band 2 duplexer from Avago Tech., 
ACMD-7410, that provides approx. 4 dB attenuation at CW 
frequency [9]. Thus, interferer of -48 dBm has to be 
considered.  
As both CW and the leakage signal power in relation to the 
receive band are strong functions of duplexer transfer function, 
Sesia et al. [7] suggests using an average interference power to 
calculate IIP3. In the presented example, the average power of 
the interference from -28 dBm leakage and -48 dBm CW is 
equal to -31 dBm. Using (15) and assuming allowed power of 
IM3 products from (13) and (14), the resulting out-of-band 
IIP3 values are presented in Table 2.  
It can be seen that the out-of-band requirement is much more 
stringent than in the case of in-band calculation (-17 dBm 
against +5 dBm). In the case of the former, a duplexer 
specification determines the linear performance of the receiver 
(this is the most likely why 3GPP does not define IIP3). In the 
case of stronger interferers and limited filtering in wideband 
applications, this leads to further increase in out-of-band IIP3 
levels.  
IV AMPLIFIER VS. LTE FRONT-END LINEARITY 
In order to show how system level linearity translates to IIP 
requirements of LNA, let us consider a simplified model of 
cascaded RF heterodyne front-end, depicted in Fig. 3. The 
system consists of an LNA, followed by a mixer and 
intermediate frequency (IF) amplifier. Each block is described 
by the power gain as well as IIP3. We assume that all blocks 
are impedance matched, which in practice is valid only for a 
limited range of frequencies. For clarity, any inter-stage filters 
were omitted, assuming that at frequency of interest they 
introduce negligible insertion loss and their respective IIP3 
levels are relatively high. 
 
Fig. 3. RF front-end cascade: LNA, mixer and IF amplifer. 
Well known approximation of  3 stage cascade from Fig. 3, is 
given by [4,5]: 
 
       
 
 
       
 
    
       
 
        
       
 
(16) 
Where, G represents power gain and IIP3 is power referred to 
a characteristic impedance common for all the blocks. 
Although simple, (16) allows us to analyse how LNA affects 
the performance of the cascade. The rule of thumb is that the 
linearity of the cascade is defined by the last stage (IF 
amplifier in Fig. 3) as its IIP3 is scaled down by the total gain 
of previous stages. This is generally true assuming that 
linearity of LNA and mixer are not a limiting factors. In 
practice however, in order to provide wide bandwidth, constant 
gain and low noise figure, linearity of the LNA can't be 
designed arbitrarily high. In addition, in order to reduce front-
end power consumption, improve noise figure and linearity, a 
passive mixer with negative conversion gain can be used. 
Thus, the more detailed analysis is necessary. As an example 
consider a typical IF amplifier with power gain of 20 dB and 
IIP3 in the range of 25 to 30 dBm [10]. Assuming a constant 
gain of the LNA and passive mixer, equal to 15 dB and -6 dB 
respectively, we can show that the total IIP3 of the cascade 
from (16) is strongly dependent on both intercept point levels 
of LNA and mixer. Fig. 4. depicts the results of total IIP3 
calculation as a function of LNA linearity for the parametric 
sweep of mixer third order intercept point. Dashed line 
represents a +5dBm IIP3 target corresponding to LTE out-of-
band specification calculated in Section III.  
 
Fig. 4. IIP3 of the cascade vs. IIP3 of LNA. 
It can be seen that for low values of  LNA IIP3 (<<0 dBm), the 
amplifier limits the linearity of the cascade. The curves start to 
diverge strongly where LNA IIP3 reaches 0 dBm. At this point 
the mixer intercept point is reduced by the LNA gain and 
becomes the dominant factor. Finally, a highly linear LNA has 
no effect on the total IIP3 of the cascade, now controlled fully 
by the intermodulation performance of the mixer. Thus, in 
order to achieve out-of-band IIP3 performance of the LTE 
system, it is critical to use both highly linear mixer and LNA 
combinations. Providing that a typical RF passive mixers in 
discrete implementations achieve IIP3 in the range of 25 to 35 
dBm [10], a rough estimation of intercept point for LNA 
operating in LTE receiver yields +5 dBm. In practice, we 
should expect limited performance due to impedance 
mismatches, non-uniform gain changing with frequency and 
non-ideal duplexer transfer function. It is therefore safe to 
assume that IIP3 of +10 dBm is more realistic target for LTE 
wideband low noise amplifier. 
V PREDICTION OF LNA POWER CONSUMPTION IN 
CONTEXT OF LTE SYSTEMS - RESULTS 
This section presents the results of performance comparison of 
35 different CMOS wideband LNA circuits published in recent 
years (Tab. 3, on a separate page) [11-46]. To allow fair 
comparison, every circuit is characterised by power gain (G, 
dB), noise figure (NF, dB), minimum and maximum frequency 
of operation (fmin and fmax respectively, MHz), fractional 
bandwidth (FBW), IIP3 (dBm) and DC power (PDC, mW). 
Note that some of the published circuits use a voltage gain in 
 place of power gain. In order to follow system level design 
standards, we translated gain of all LNAs into power domain. 
It is assumed that the DC power consumption is referred to 
LNA core, as many of the authors do not report it explicitly. 
Fractional bandwidth follows a standard RF definition of a 
ratio of difference between fmax and fmin to the centre frequency 
between the two. In cases where G and NF were varying over 
the band of interest, the best of the reported values was chosen.  
In order to show that a relationship between linearity of RF 
LNA and DC power is not straightforward, consider the results 
of IIP3 comparison, depicted in Fig. 5. Dots correspond to the 
third order intercept points from Tab. 3, whereas the solid line 
represents a linear trend calculated on the dataset. It can be 
seen that IIP3 is weakly dependent on power consumption 
(+0.06 dB/mW). Counterintuitive at first, this behaviour is 
expected. As indicated previously in Section II, power increase 
can help to reduce intermodulation effects in simple LNAs, 
however it may not necessarily yield the best noise, impedance 
matching and stability performance. Therefore, in order to 
improve other design constraints, linearity and power have to 
be traded-off, resulting in the constant trend from Fig. 5. For 
example, in comparison with other circuits, two LNAs with the 
highest linearity have either relatively low fractional 
bandwidth [21], or high noise figure [32]. Note that among the 
reported state of the art CMOS LNAs, only the two described 
topologies meet IIP3 requirement from Section III. 
In order to include effects of gain, noise and linearity, figure of 
merit (FoM) function has to be used. Usually the DC power 
consumption contributes to total FoM, however in order to 
analyse the performance of LNA as a function of the power, 
we calculate FoM without power : 
                                    (17) 
Note that all of the elements in (17) contribute equally to the 
total FoM, thus a high performance LNA is characterised by 
minimum noise, wide tuning range, high gain and IIP3, 
resulting in proportionally high FoM values.  
Fig. 6 depicts the results of FoM calculation. As before, dots 
represent the data points from Tab. 3, whereas solid line is a 
linear trend. The average FoM is equal to 26.8 dBm, with 
average power consumption of 18.3 mW. It can be seen that 
higher FoM requires more DC power, which confirms our 
assumption that optimised wideband LNA consumes more 
energy. Note that this relationship is not strong as the slope of 
a trend line is approx. +0.19 dB/mW. In order to increase FoM 
of CMOS LNA by 3 dB, a corresponding increase in power of 
16 mW is necessary. Assuming IIP3 of +10 dBm as a target for 
LTE LNA (derived in Section IV), together with an average 
power gain of 15 dB for RF LNA [10], a fractional tuning 
range of 120% (0.7-2.7 GHz LTE band) and NF of 5 dB (a fair 
assumption for total NF of 9 dB for the wideband UE LTE 
receiver), a target FoM of 41 dBm is obtained. Assuming the 
slope of a trend line from Fig. 6, the expected increase in FoM 
is equal to +14.2 dB, corresponds to the required increase in 
power of +75 mW. Note that four of the reported LNAs 
[17,21,26,32] meet the FoM requirement, however either a 
bandwidth is smaller, IIP3 is inadequate or noise is to high 
(note that the authors usually present the best performance not 
the average over bandwidth) for an LTE system. A validity of 
the presented discussion can be confirmed by comparison to 
the state of the art commercial LNA chip ADL5521 from 
Analog Devices [10]. Although realised in GaAn pHemt 
technology (higher ft and lower noise than CMOS), its 
performance follows the trend of FoM presented in this paper. 
The reported parameters are (averaged): NF=1 dB, G=15 dB, 
IIP3=21 dBm, FBW=163.6%, and calculated FoM is equal to 
57 dB, that is +30.2 dB above the CMOS average presented in 
this paper. According to our prediction the LNA core should 
consume +159 mW more than the CMOS average, resulting in 
total of 177 mW. The reported value for ADL5521 is 300 mW 
from 5V supply, however the core power consumption is not 
disclosed (some of the reported power is used by active bias 
replica). Thus it can be seen, that in practice, high performance 
LTE LNAs are power hungry circuits, as showed in this paper. 
 VI CONCLUSION 
The presented results show that in general, LNA linearity as a 
standalone parameter is indirectly dependent on power. For a 
certain IIP3 performance, LNA circuit can be designed without 
increase in power, as indicated by Fig. 5. However, taking into 
account noise figure, gain and bandwidth constraints, more 
power has to be delivered to the amplifier, and hence, 
increasing LNA linearity levels will translate into higher 
power consumption. This is especially crucial for the wideband 
systems (LTE and beyond), where inadequate filtering leads to 
stringent intermodulation specifications, that in turn have 
significant impact on the power consumption for the whole 
receiver. 
 
Fig. 5. Comparison of published LNA: IIP3 vs. power. 
 
Fig. 6. Comparison of published LNA: FoM vs. power. 
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